

ARM assembly language reference card

<code>MOVcdS</code>	<code>reg, arg</code>	copy argument (S = set flags)	<code>Bcd</code>	<code>imm12</code>	branch to imm_{12} words away
<code>MVNcdS</code>	<code>reg, arg</code>	copy bitwise NOT of argument	<code>BLcd</code>	<code>imm12</code>	copy PC to LR, then branch
<code>ANDcdS</code>	<code>reg, reg, arg</code>	bitwise AND	<code>BXcd</code>	<code>reg</code>	copy <code>reg</code> to PC
<code>ORRcdS</code>	<code>reg, reg, arg</code>	bitwise OR	<code>SWIcd</code>	<code>imm24</code>	software interrupt
<code>EORcdS</code>	<code>reg, reg, arg</code>	bitwise exclusive-OR	<code>LDRcdb</code>	<code>reg, mem</code>	loads word/byte from memory
<code>BICcdS</code>	<code>reg, reg_a, arg_b</code>	bitwise reg_a AND (NOT arg_b)	<code>STRcdb</code>	<code>reg, mem</code>	stores word/byte to memory
<code>ADDcdS</code>	<code>reg, reg, arg</code>	add	<code>LDMedium</code>	<code>reg !, mreg</code>	loads into multiple registers
<code>SUBcdS</code>	<code>reg, reg, arg</code>	subtract	<code>STMedium</code>	<code>reg !, mreg</code>	stores multiple registers
<code>RSBcdS</code>	<code>reg, reg, arg</code>	subtract reversed arguments	<code>SWPcdb</code>	<code>reg_d, reg_m, [reg_n]</code>	copies reg_m to memory at reg_n , old value at address reg_n to reg_d
<code>ADCcdS</code>	<code>reg, reg, arg</code>	add with carry flag			
<code>SBCcdS</code>	<code>reg, reg, arg</code>	subtract with carry flag			
<code>RSCcdS</code>	<code>reg, reg, arg</code>	reverse subtract with carry flag			
<code>CMPcd</code>	<code>reg, arg</code>	update flags based on subtraction			
<code>CMNcd</code>	<code>reg, arg</code>	update flags based on addition			
<code>TSTcd</code>	<code>reg, arg</code>	update flags based on bitwise AND			
<code>TEQcd</code>	<code>reg, arg</code>	update flags based on bitwise exclusive-OR			
<code>MULcdS</code>	<code>reg_d, reg_a, reg_b</code>	multiply reg_a and reg_b , places lower 32 bits into reg_d			
<code>MLAcdS</code>	<code>reg_d, reg_a, reg_b, reg_c</code>	places lower 32 bits of $reg_a \cdot reg_b + reg_c$ into reg_d			
<code>UMULLcdS</code>	<code>reg_l, reg_u, reg_a, reg_b</code>	multiply reg_a and reg_b , place 64-bit unsigned result into $\{ reg_u, reg_l \}$			
<code>UMLALcdS</code>	<code>reg_l, reg_u, reg_a, reg_b</code>	place unsigned $reg_a \cdot reg_b + \{ reg_u, reg_l \}$ into $\{ reg_u, reg_l \}$			
<code>SMULLcdS</code>	<code>reg_l, reg_u, reg_a, reg_b</code>	multiply reg_a and reg_b , place 64-bit signed result into $\{ reg_u, reg_l \}$			
<code>SMLALcdS</code>	<code>reg_l, reg_u, reg_a, reg_b</code>	place signed $reg_a \cdot reg_b + \{ reg_u, reg_l \}$ into $\{ reg_u, reg_l \}$			

reg: register

R0 to R15	register according to number
SP	register 13
LR	register 14
PC	register 15

um: update mode

IA	increment, starting from <i>reg</i>
IB	increment, starting from <i>reg</i> + 4
DA	decrement, starting from <i>reg</i>
DB	decrement, starting from <i>reg</i> - 4

cd: condition code

AL or omitted	always
EQ	equal (zero)
NE	nonequal (nonzero)
CS	carry set (same as HS)
CC	carry clear (same as LO)
MI	minus
PL	positive or zero
VS	overflow set
VC	overflow clear
HS	unsigned higher or same
LO	unsigned lower
HI	unsigned higher
LS	unsigned lower or same
GE	signed greater than or equal
LT	signed less than
GT	signed greater than
LE	signed less than or equal

arg: right-hand argument

<code>#imm₈*</code>	immediate (rotated into 8 bits)
<code>reg</code>	register
<code>reg, shift</code>	register shifted by distance

mem: memory address

<code>[reg, #±imm₁₂]</code>	<i>reg</i> offset by constant
<code>[reg, ±reg]</code>	<i>reg</i> offset by variable bytes
<code>[reg_a, ±reg_b, shift]</code>	reg_a offset by shifted variable reg_b [†]
<code>[reg, #±imm₁₂] !</code>	update <i>reg</i> by constant, then access memory
<code>[reg, ±reg] !</code>	update <i>reg</i> by variable bytes, access memory
<code>[reg, ±reg, shift] !</code>	update <i>reg</i> by shifted variable [†] , access memory
<code>[reg], #±imm₁₂</code>	access address <i>reg</i> , then update <i>reg</i> by offset
<code>[reg], ±reg</code>	access address <i>reg</i> , then update <i>reg</i> by variable
<code>[reg], ±reg, shift</code>	access address <i>reg</i> , update <i>reg</i> by shifted variable [†]

[†] shift distance must be by constant

shift: shift register value

<code>LSL #imm₅</code>	shift left 0 to 31
<code>LSR #imm₅</code>	logical shift right 1 to 32
<code>ASR #imm₅</code>	arithmetic shift right 1 to 32
<code>ROR #imm₅</code>	rotate right 1 to 31
<code>RRX</code>	rotate carry bit into top bit
<code>LSL reg</code>	shift left by register
<code>LSR reg</code>	logical shift right by register
<code>ASR reg</code>	arithmetic shift right by register
<code>ROR reg</code>	rotate right by register