

UAL Assembly language changes

[Table 1](#) shows the main differences between UAL and the earlier ARM assembler language. The pre-UAL ARM syntax is accepted by the assembler.

Table 1: Changes from earlier ARM assembly language

Change	Pre-UAL ARM syntax	Preferred syntax
The default addressing mode for LDM and STM is IA	LDMIA , STMIA	LDM , STM
You can use the PUSH and POP mnemonics for full, descending stack operations in ARM as well as Thumb.	STMFD <i>sp!</i> , {reglist} LDMFD <i>sp!</i> , {reglist}	PUSH {reglist} POP {reglist}
You can use the LSL , LSR , ASR , ROR , and RRX instruction mnemonics for instructions with rotations and no other operation, in ARM as well as Thumb.	MOV <i>Rd</i> , <i>Rn</i> , LSL <i>shift</i> MOV <i>Rd</i> , <i>Rn</i> , LSR <i>shift</i> MOV <i>Rd</i> , <i>Rn</i> , ASR <i>shift</i> MOV <i>Rd</i> , <i>Rn</i> , ROR <i>shift</i> MOV <i>Rd</i> , <i>Rn</i> , RRX	LSL <i>Rd</i> , <i>Rn</i> , <i>shift</i> LSR <i>Rd</i> , <i>Rn</i> , <i>shift</i> ASR <i>Rd</i> , <i>Rn</i> , <i>shift</i> ROR <i>Rd</i> , <i>Rn</i> , <i>shift</i> RRX <i>Rd</i> , <i>Rn</i>
Use the label form for PC-relative addressing. Do not use the offset form in new code.	LDR <i>Rd</i> , [pc , #offset]	LDR <i>Rd</i> , label
Specify both registers for doubleword memory accesses. You must still obey rules about the register combinations you can use.	LDRD <i>Rd</i> , addr_mode	LDRD <i>Rd</i> , <i>Rd2</i> , addr_mode
{cond} , if used, is always the last element of all instructions.	ADD {cond} S LDR {cond} SB	ADDS {cond} LDRSB {cond}
You can use both ARM {cond} conditional forms and Thumb-2 IT instructions, in both ARM and Thumb-2 code. The assembler checks for consistency between the two, and assembles the appropriate code depending on the current instruction set. If you omit the IT instructions, the assembler inserts them for you in Thumb-2 code.	ADDEQ <i>r1</i> , <i>r2</i> , <i>r3</i> LDRNE <i>r1</i> , [<i>r2</i> , <i>r3</i>]	ITEQ E ; optional ADDEQ <i>r1</i> , <i>r2</i> , <i>r3</i> LDRNE <i>r1</i> , [<i>r2</i> , <i>r3</i>]

In addition, some flexibility is permitted that was not permitted in previous assemblers (see [Table 2](#)).

Table 2: Relaxation of requirements

Relaxation	Permitted syntax	Preferred syntax
If the destination register is the same as the first operand,	ADD <i>r1</i> , <i>r3</i>	ADD <i>r1</i> , <i>r1</i> , <i>r3</i>

Relaxation	Permitted syntax	Preferred syntax
you can use a two register form of the instruction.		

You can write source code for pre-Thumb-2 Thumb processors using UAL.

If you are writing Thumb code for a pre-Thumb-2 processor, you must restrict yourself to instructions that are available on the processor. The assembler generates error messages if you attempt to use an instruction that is not available.

If you are writing Thumb code for a Thumb-2 processor, you can minimize your code size by using 16-bit instructions wherever possible.

Table 3 shows the main differences between pre-UAL Thumb assembly language and UAL. The assembler accepts the pre-UAL Thumb syntax only if it is preceded by a `CODE16` directive, or if the source file is assembled with the `--16` command-line option.

Table 3: Differences between pre-UAL Thumb syntax and UAL syntax

Change	Pre-UAL Thumb syntax	UAL syntax
The default addressing mode for <code>LDM</code> and <code>STM</code> is <code>IA</code>	<code>LDMIA, STMIA</code>	<code>LDM, STM</code>
You must use the <code>S</code> postfix on instructions that update the flags. This change is essential to avoid conflict with 32-bit Thumb-2 instructions.	<code>ADD r1, r2, r3</code> <code>SUB r4, r5, #6</code> <code>MOV r0, #1</code> <code>LSR r1, r2, #1</code>	<code>ADDS r1, r2, r3</code> <code>SUBS r4, r5, #6</code> <code>MOVS r0, #1</code> <code>LSRS r1, r2, #1</code>
The preferred form for ALU instructions specifies three registers, even if the destination register is the same as the first operand.	<code>ADD r7, r8</code> <code>SUB r1, #80</code>	<code>ADD r7, r7, r8</code> <code>SUBS r1, r1, #80</code>
If <code>Rd</code> and <code>Rn</code> are both Lo registers, <code>MOV Rd, Rn</code> is disassembled as <code>ADDS Rd, Rn, #0</code> .	<code>MOV r2, r3</code> <code>MOV r8, r9</code> <code>CPY r0, r1</code> <code>LSL r2, r3, #0</code>	<code>ADDS r2, r3, #0</code> <code>MOV r8, r9</code> <code>MOV r0, r1</code> <code>MOVS r2, r3</code>
<code>NEG Rd, Rm</code> is disassembled as <code>RSBS Rd, Rm, #0</code> .	<code>NEG Rd, Rm</code>	<code>RSBS Rd, Rm, #0</code>

Source:

<http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204i/Cjagjjbc.html>