

## ARM assembly language reference card

MOVcdS	<i>reg, arg</i>	copy argument ( <i>S</i> = set flags)	Bcd	<i>imm<sub>12</sub></i>	branch to <i>imm<sub>12</sub></i> words away
MVNcdS	<i>reg, arg</i>	copy bitwise NOT of argument	BLcd	<i>imm<sub>12</sub></i>	copy PC to LR, then branch
ANDcdS	<i>reg, reg, arg</i>	bitwise AND	BXcd	<i>reg</i>	copy <i>reg</i> to PC
ORRcdS	<i>reg, reg, arg</i>	bitwise OR	SWIcd	<i>imm<sub>24</sub></i>	software interrupt
EORcdS	<i>reg, reg, arg</i>	bitwise exclusive-OR	LDRcdB	<i>reg, mem</i>	loads word/byte from memory
BICcdS	<i>reg, reg<sub>a</sub>, arg<sub>b</sub></i>	bitwise <i>reg<sub>a</sub></i> AND (NOT <i>arg<sub>b</sub></i> )	STRcdB	<i>reg, mem</i>	stores word/byte to memory
ADDcdS	<i>reg, reg, arg</i>	add	LDMcdum	<i>reg<sup>!</sup>, mreg</i>	loads into multiple registers
SUBcdS	<i>reg, reg, arg</i>	subtract	STMcdum	<i>reg<sup>!</sup>, mreg</i>	stores multiple registers
RSBcdS	<i>reg, reg, arg</i>	subtract reversed arguments	SWPcdB	<i>reg<sub>d</sub>, reg<sub>m</sub>, [reg<sub>n</sub>]</i>	copies <i>reg<sub>m</sub></i> to memory at <i>reg<sub>n</sub></i> , old value at address <i>reg<sub>n</sub></i> to <i>reg<sub>d</sub></i>
ADCcdS	<i>reg, reg, arg</i>	add with carry flag			
SBCcdS	<i>reg, reg, arg</i>	subtract with carry flag			
RSCcdS	<i>reg, reg, arg</i>	reverse subtract with carry flag			
CMPcd	<i>reg, arg</i>	update flags based on subtraction			
CMNcd	<i>reg, arg</i>	update flags based on addition			
TSTcd	<i>reg, arg</i>	update flags based on bitwise AND			
TEQcd	<i>reg, arg</i>	update flags based on bitwise exclusive-OR			
MULcdS	<i>reg<sub>d</sub>, reg<sub>a</sub>, reg<sub>b</sub></i>	multiply <i>reg<sub>a</sub></i> and <i>reg<sub>b</sub></i> , places lower 32 bits into <i>reg<sub>d</sub></i>			
MLAcdS	<i>reg<sub>d</sub>, reg<sub>a</sub>, reg<sub>b</sub>, reg<sub>c</sub></i>	places lower 32 bits of <i>reg<sub>a</sub> · reg<sub>b</sub> + reg<sub>c</sub></i> into <i>reg<sub>d</sub></i>			
UMULLcdS	<i>reg<sub>l</sub>, reg<sub>u</sub>, reg<sub>a</sub>, reg<sub>b</sub></i>	multiply <i>reg<sub>a</sub></i> and <i>reg<sub>b</sub></i> , place 64-bit unsigned result into { <i>reg<sub>u</sub>, reg<sub>l</sub></i> }			
UMLALcdS	<i>reg<sub>l</sub>, reg<sub>u</sub>, reg<sub>a</sub>, reg<sub>b</sub></i>	place unsigned <i>reg<sub>a</sub> · reg<sub>b</sub> + {reg<sub>u</sub>, reg<sub>l</sub>}</i> into { <i>reg<sub>u</sub>, reg<sub>l</sub></i> }			
SMULLcdS	<i>reg<sub>l</sub>, reg<sub>u</sub>, reg<sub>a</sub>, reg<sub>b</sub></i>	multiply <i>reg<sub>a</sub></i> and <i>reg<sub>b</sub></i> , place 64-bit signed result into { <i>reg<sub>u</sub>, reg<sub>l</sub></i> }			
SMLALcdS	<i>reg<sub>l</sub>, reg<sub>u</sub>, reg<sub>a</sub>, reg<sub>b</sub></i>	place signed <i>reg<sub>a</sub> · reg<sub>b</sub> + {reg<sub>u</sub>, reg<sub>l</sub>}</i> into { <i>reg<sub>u</sub>, reg<sub>l</sub></i> }			

### reg: register

R0 to R15	register according to number
SP	register 13
LR	register 14
PC	register 15

### um: update mode

IA	increment, starting from <i>reg</i>
IB	increment, starting from <i>reg</i> + 4
DA	decrement, starting from <i>reg</i>
DB	decrement, starting from <i>reg</i> - 4

### cd: condition code

AL or omitted	always
EQ	equal (zero)
NE	nonequal (nonzero)
CS	carry set (same as HS)
CC	carry clear (same as LO)
MI	minus
PL	positive or zero
VS	overflow set
VC	overflow clear
HS	unsigned higher or same
LO	unsigned lower
HI	unsigned higher
LS	unsigned lower or same
GE	signed greater than or equal
LT	signed less than
GT	signed greater than
LE	signed less than or equal

### arg: right-hand argument

# <i>imm<sub>8</sub>*</i>	immediate (rotated into 8 bits)
<i>reg</i>	register
<i>reg, shift</i>	register shifted by distance

### mem: memory address

[ <i>reg</i> , #± <i>imm<sub>12</sub></i> ]	<i>reg</i> offset by constant
[ <i>reg</i> , ± <i>reg</i> ]	<i>reg</i> offset by variable bytes
[ <i>reg<sub>a</sub></i> , ± <i>reg<sub>b</sub></i> , <i>shift</i> ]	<i>reg<sub>a</sub></i> offset by shifted variable <i>reg<sub>b</sub></i> <sup>†</sup>
[ <i>reg</i> , #± <i>imm<sub>12</sub></i> ]!	update <i>reg</i> by constant, then access memory
[ <i>reg</i> , ± <i>reg</i> ]!	update <i>reg</i> by variable bytes, access memory
[ <i>reg</i> , ± <i>reg</i> , <i>shift</i> ]!	update <i>reg</i> by shifted variable <sup>†</sup> , access memory
[ <i>reg</i> ], #± <i>imm<sub>12</sub></i>	access address <i>reg</i> , then update <i>reg</i> by offset
[ <i>reg</i> ], ± <i>reg</i>	access address <i>reg</i> , then update <i>reg</i> by variable
[ <i>reg</i> ], ± <i>reg</i> , <i>shift</i>	access address <i>reg</i> , update <i>reg</i> by shifted variable <sup>†</sup>

<sup>†</sup> shift distance must be by constant

### shift: shift register value

LSL # <i>imm<sub>5</sub></i>	shift left 0 to 31
LSR # <i>imm<sub>5</sub></i>	logical shift right 1 to 32
ASR # <i>imm<sub>5</sub></i>	arithmetic shift right 1 to 32
ROR # <i>imm<sub>5</sub></i>	rotate right 1 to 31
RRX	rotate carry bit into top bit
LSL <i>reg</i>	shift left by register
LSR <i>reg</i>	logical shift right by register
ASR <i>reg</i>	arithmetic shift right by register
ROR <i>reg</i>	rotate right by register